add math gates
This commit is contained in:
317
bricks/gen/newcode/Shifter Left 16 Bit.cs
Normal file
317
bricks/gen/newcode/Shifter Left 16 Bit.cs
Normal file
@@ -0,0 +1,317 @@
|
||||
|
||||
datablock fxDtsBrickData(LogicGate_ShifterLeft16Bit_Data){
|
||||
brickFile = $LuaLogic::Path @ "bricks/gen/newbricks/Shifter Left 16 Bit.blb";
|
||||
iconName = $LuaLogic::Path @ "bricks/gen/newicons/Shifter Left 16 Bit";
|
||||
|
||||
category = "Logic Bricks";
|
||||
subCategory = "Math";
|
||||
uiName = "Shifter Left 16 Bit";
|
||||
logicUIName = "Shifter Left 16 Bit";
|
||||
logicUIDesc = "";
|
||||
|
||||
hasPrint = 1;
|
||||
printAspectRatio = "Logic";
|
||||
|
||||
logicBrickSize = "32 2 1";
|
||||
orientationFix = 3;
|
||||
|
||||
isLogic = true;
|
||||
isLogicGate = true;
|
||||
isLogicInput = false;
|
||||
|
||||
logicInit = "";
|
||||
logicInput = "";
|
||||
logicUpdate = "";
|
||||
logicGlobal = "";
|
||||
|
||||
numLogicPorts = 53;
|
||||
|
||||
|
||||
|
||||
logicPortType[0] = 1;
|
||||
logicPortPos[0] = "31 -1 0";
|
||||
logicPortDir[0] = 3;
|
||||
logicPortUIName[0] = "I0";
|
||||
logicPortCauseUpdate[0] = true;
|
||||
|
||||
logicPortType[1] = 1;
|
||||
logicPortPos[1] = "29 -1 0";
|
||||
logicPortDir[1] = 3;
|
||||
logicPortUIName[1] = "I1";
|
||||
logicPortCauseUpdate[1] = true;
|
||||
|
||||
logicPortType[2] = 1;
|
||||
logicPortPos[2] = "27 -1 0";
|
||||
logicPortDir[2] = 3;
|
||||
logicPortUIName[2] = "I2";
|
||||
logicPortCauseUpdate[2] = true;
|
||||
|
||||
logicPortType[3] = 1;
|
||||
logicPortPos[3] = "25 -1 0";
|
||||
logicPortDir[3] = 3;
|
||||
logicPortUIName[3] = "I3";
|
||||
logicPortCauseUpdate[3] = true;
|
||||
|
||||
logicPortType[4] = 1;
|
||||
logicPortPos[4] = "23 -1 0";
|
||||
logicPortDir[4] = 3;
|
||||
logicPortUIName[4] = "I4";
|
||||
logicPortCauseUpdate[4] = true;
|
||||
|
||||
logicPortType[5] = 1;
|
||||
logicPortPos[5] = "21 -1 0";
|
||||
logicPortDir[5] = 3;
|
||||
logicPortUIName[5] = "I5";
|
||||
logicPortCauseUpdate[5] = true;
|
||||
|
||||
logicPortType[6] = 1;
|
||||
logicPortPos[6] = "19 -1 0";
|
||||
logicPortDir[6] = 3;
|
||||
logicPortUIName[6] = "I6";
|
||||
logicPortCauseUpdate[6] = true;
|
||||
|
||||
logicPortType[7] = 1;
|
||||
logicPortPos[7] = "17 -1 0";
|
||||
logicPortDir[7] = 3;
|
||||
logicPortUIName[7] = "I7";
|
||||
logicPortCauseUpdate[7] = true;
|
||||
|
||||
logicPortType[8] = 1;
|
||||
logicPortPos[8] = "15 -1 0";
|
||||
logicPortDir[8] = 3;
|
||||
logicPortUIName[8] = "I8";
|
||||
logicPortCauseUpdate[8] = true;
|
||||
|
||||
logicPortType[9] = 1;
|
||||
logicPortPos[9] = "13 -1 0";
|
||||
logicPortDir[9] = 3;
|
||||
logicPortUIName[9] = "I9";
|
||||
logicPortCauseUpdate[9] = true;
|
||||
|
||||
logicPortType[10] = 1;
|
||||
logicPortPos[10] = "11 -1 0";
|
||||
logicPortDir[10] = 3;
|
||||
logicPortUIName[10] = "I10";
|
||||
logicPortCauseUpdate[10] = true;
|
||||
|
||||
logicPortType[11] = 1;
|
||||
logicPortPos[11] = "9 -1 0";
|
||||
logicPortDir[11] = 3;
|
||||
logicPortUIName[11] = "I11";
|
||||
logicPortCauseUpdate[11] = true;
|
||||
|
||||
logicPortType[12] = 1;
|
||||
logicPortPos[12] = "7 -1 0";
|
||||
logicPortDir[12] = 3;
|
||||
logicPortUIName[12] = "I12";
|
||||
logicPortCauseUpdate[12] = true;
|
||||
|
||||
logicPortType[13] = 1;
|
||||
logicPortPos[13] = "5 -1 0";
|
||||
logicPortDir[13] = 3;
|
||||
logicPortUIName[13] = "I13";
|
||||
logicPortCauseUpdate[13] = true;
|
||||
|
||||
logicPortType[14] = 1;
|
||||
logicPortPos[14] = "3 -1 0";
|
||||
logicPortDir[14] = 3;
|
||||
logicPortUIName[14] = "I14";
|
||||
logicPortCauseUpdate[14] = true;
|
||||
|
||||
logicPortType[15] = 1;
|
||||
logicPortPos[15] = "1 -1 0";
|
||||
logicPortDir[15] = 3;
|
||||
logicPortUIName[15] = "I15";
|
||||
logicPortCauseUpdate[15] = true;
|
||||
|
||||
logicPortType[16] = 0;
|
||||
logicPortPos[16] = "31 1 0";
|
||||
logicPortDir[16] = 1;
|
||||
logicPortUIName[16] = "O0";
|
||||
|
||||
logicPortType[17] = 0;
|
||||
logicPortPos[17] = "29 1 0";
|
||||
logicPortDir[17] = 1;
|
||||
logicPortUIName[17] = "O1";
|
||||
|
||||
logicPortType[18] = 0;
|
||||
logicPortPos[18] = "27 1 0";
|
||||
logicPortDir[18] = 1;
|
||||
logicPortUIName[18] = "O2";
|
||||
|
||||
logicPortType[19] = 0;
|
||||
logicPortPos[19] = "25 1 0";
|
||||
logicPortDir[19] = 1;
|
||||
logicPortUIName[19] = "O3";
|
||||
|
||||
logicPortType[20] = 0;
|
||||
logicPortPos[20] = "23 1 0";
|
||||
logicPortDir[20] = 1;
|
||||
logicPortUIName[20] = "O4";
|
||||
|
||||
logicPortType[21] = 0;
|
||||
logicPortPos[21] = "21 1 0";
|
||||
logicPortDir[21] = 1;
|
||||
logicPortUIName[21] = "O5";
|
||||
|
||||
logicPortType[22] = 0;
|
||||
logicPortPos[22] = "19 1 0";
|
||||
logicPortDir[22] = 1;
|
||||
logicPortUIName[22] = "O6";
|
||||
|
||||
logicPortType[23] = 0;
|
||||
logicPortPos[23] = "17 1 0";
|
||||
logicPortDir[23] = 1;
|
||||
logicPortUIName[23] = "O7";
|
||||
|
||||
logicPortType[24] = 0;
|
||||
logicPortPos[24] = "15 1 0";
|
||||
logicPortDir[24] = 1;
|
||||
logicPortUIName[24] = "O8";
|
||||
|
||||
logicPortType[25] = 0;
|
||||
logicPortPos[25] = "13 1 0";
|
||||
logicPortDir[25] = 1;
|
||||
logicPortUIName[25] = "O9";
|
||||
|
||||
logicPortType[26] = 0;
|
||||
logicPortPos[26] = "11 1 0";
|
||||
logicPortDir[26] = 1;
|
||||
logicPortUIName[26] = "O10";
|
||||
|
||||
logicPortType[27] = 0;
|
||||
logicPortPos[27] = "9 1 0";
|
||||
logicPortDir[27] = 1;
|
||||
logicPortUIName[27] = "O11";
|
||||
|
||||
logicPortType[28] = 0;
|
||||
logicPortPos[28] = "7 1 0";
|
||||
logicPortDir[28] = 1;
|
||||
logicPortUIName[28] = "O12";
|
||||
|
||||
logicPortType[29] = 0;
|
||||
logicPortPos[29] = "5 1 0";
|
||||
logicPortDir[29] = 1;
|
||||
logicPortUIName[29] = "O13";
|
||||
|
||||
logicPortType[30] = 0;
|
||||
logicPortPos[30] = "3 1 0";
|
||||
logicPortDir[30] = 1;
|
||||
logicPortUIName[30] = "O14";
|
||||
|
||||
logicPortType[31] = 0;
|
||||
logicPortPos[31] = "1 1 0";
|
||||
logicPortDir[31] = 1;
|
||||
logicPortUIName[31] = "O15";
|
||||
|
||||
logicPortType[32] = 0;
|
||||
logicPortPos[32] = "-1 1 0";
|
||||
logicPortDir[32] = 1;
|
||||
logicPortUIName[32] = "O16";
|
||||
|
||||
logicPortType[33] = 0;
|
||||
logicPortPos[33] = "-3 1 0";
|
||||
logicPortDir[33] = 1;
|
||||
logicPortUIName[33] = "O17";
|
||||
|
||||
logicPortType[34] = 0;
|
||||
logicPortPos[34] = "-5 1 0";
|
||||
logicPortDir[34] = 1;
|
||||
logicPortUIName[34] = "O18";
|
||||
|
||||
logicPortType[35] = 0;
|
||||
logicPortPos[35] = "-7 1 0";
|
||||
logicPortDir[35] = 1;
|
||||
logicPortUIName[35] = "O19";
|
||||
|
||||
logicPortType[36] = 0;
|
||||
logicPortPos[36] = "-9 1 0";
|
||||
logicPortDir[36] = 1;
|
||||
logicPortUIName[36] = "O20";
|
||||
|
||||
logicPortType[37] = 0;
|
||||
logicPortPos[37] = "-11 1 0";
|
||||
logicPortDir[37] = 1;
|
||||
logicPortUIName[37] = "O21";
|
||||
|
||||
logicPortType[38] = 0;
|
||||
logicPortPos[38] = "-13 1 0";
|
||||
logicPortDir[38] = 1;
|
||||
logicPortUIName[38] = "O22";
|
||||
|
||||
logicPortType[39] = 0;
|
||||
logicPortPos[39] = "-15 1 0";
|
||||
logicPortDir[39] = 1;
|
||||
logicPortUIName[39] = "O23";
|
||||
|
||||
logicPortType[40] = 0;
|
||||
logicPortPos[40] = "-17 1 0";
|
||||
logicPortDir[40] = 1;
|
||||
logicPortUIName[40] = "O24";
|
||||
|
||||
logicPortType[41] = 0;
|
||||
logicPortPos[41] = "-19 1 0";
|
||||
logicPortDir[41] = 1;
|
||||
logicPortUIName[41] = "O25";
|
||||
|
||||
logicPortType[42] = 0;
|
||||
logicPortPos[42] = "-21 1 0";
|
||||
logicPortDir[42] = 1;
|
||||
logicPortUIName[42] = "O26";
|
||||
|
||||
logicPortType[43] = 0;
|
||||
logicPortPos[43] = "-23 1 0";
|
||||
logicPortDir[43] = 1;
|
||||
logicPortUIName[43] = "O27";
|
||||
|
||||
logicPortType[44] = 0;
|
||||
logicPortPos[44] = "-25 1 0";
|
||||
logicPortDir[44] = 1;
|
||||
logicPortUIName[44] = "O28";
|
||||
|
||||
logicPortType[45] = 0;
|
||||
logicPortPos[45] = "-27 1 0";
|
||||
logicPortDir[45] = 1;
|
||||
logicPortUIName[45] = "O29";
|
||||
|
||||
logicPortType[46] = 0;
|
||||
logicPortPos[46] = "-29 1 0";
|
||||
logicPortDir[46] = 1;
|
||||
logicPortUIName[46] = "O30";
|
||||
|
||||
logicPortType[47] = 0;
|
||||
logicPortPos[47] = "-31 1 0";
|
||||
logicPortDir[47] = 1;
|
||||
logicPortUIName[47] = "O31";
|
||||
|
||||
logicPortType[48] = 1;
|
||||
logicPortPos[48] = "-25 -1 0";
|
||||
logicPortDir[48] = 3;
|
||||
logicPortUIName[48] = "S0";
|
||||
logicPortCauseUpdate[48] = true;
|
||||
|
||||
logicPortType[49] = 1;
|
||||
logicPortPos[49] = "-27 -1 0";
|
||||
logicPortDir[49] = 3;
|
||||
logicPortUIName[49] = "S1";
|
||||
logicPortCauseUpdate[49] = true;
|
||||
|
||||
logicPortType[50] = 1;
|
||||
logicPortPos[50] = "-29 -1 0";
|
||||
logicPortDir[50] = 3;
|
||||
logicPortUIName[50] = "S2";
|
||||
logicPortCauseUpdate[50] = true;
|
||||
|
||||
logicPortType[51] = 1;
|
||||
logicPortPos[51] = "-31 -1 0";
|
||||
logicPortDir[51] = 3;
|
||||
logicPortUIName[51] = "S3";
|
||||
logicPortCauseUpdate[51] = true;
|
||||
|
||||
logicPortType[52] = 1;
|
||||
logicPortPos[52] = "31 -1 0";
|
||||
logicPortDir[52] = 2;
|
||||
logicPortUIName[52] = "Fill";
|
||||
logicPortCauseUpdate[52] = true;
|
||||
|
||||
};
|
||||
Reference in New Issue
Block a user