add vertical bus bricks; delete redundant diode bricks
This commit is contained in:
477
bricks/gen/newcode/Mux 6 Bit.cs
Normal file
477
bricks/gen/newcode/Mux 6 Bit.cs
Normal file
@@ -0,0 +1,477 @@
|
||||
|
||||
datablock fxDtsBrickData(LogicGate_Mux6_Data){
|
||||
brickFile = $LuaLogic::Path @ "bricks/gen/newbricks/Mux 6 Bit.blb";
|
||||
iconName = $LuaLogic::Path @ "bricks/gen/newicons/Mux 6 Bit";
|
||||
|
||||
category = "Logic Bricks";
|
||||
subCategory = "Mux";
|
||||
uiName = "Mux 6 Bit";
|
||||
logicUIName = "Mux 6 Bit";
|
||||
logicUIDesc = "";
|
||||
|
||||
hasPrint = 1;
|
||||
printAspectRatio = "Logic";
|
||||
|
||||
logicBrickSize = "64 1 1";
|
||||
orientationFix = 3;
|
||||
|
||||
isLogic = true;
|
||||
isLogicGate = true;
|
||||
isLogicInput = false;
|
||||
|
||||
logicInit = "";
|
||||
logicInput = "";
|
||||
logicUpdate =
|
||||
"return function(gate) " @
|
||||
" if Gate.getportstate(gate, 71) then " @
|
||||
" local idx = 7 + " @
|
||||
" (bool_to_int[Gate.getportstate(gate, 1)] * 1) + " @
|
||||
" (bool_to_int[Gate.getportstate(gate, 2)] * 2) + " @
|
||||
" (bool_to_int[Gate.getportstate(gate, 3)] * 4) + " @
|
||||
" (bool_to_int[Gate.getportstate(gate, 4)] * 8) + " @
|
||||
" (bool_to_int[Gate.getportstate(gate, 5)] * 16) + " @
|
||||
" (bool_to_int[Gate.getportstate(gate, 6)] * 32) " @
|
||||
" Gate.setportstate(gate, 72, Gate.getportstate(gate, idx)) " @
|
||||
" else " @
|
||||
" Gate.setportstate(gate, 72, false) " @
|
||||
" end " @
|
||||
"end"
|
||||
;
|
||||
logicGlobal = "";
|
||||
|
||||
numLogicPorts = 72;
|
||||
|
||||
|
||||
|
||||
logicPortType[0] = 1;
|
||||
logicPortPos[0] = "63 0 0";
|
||||
logicPortDir[0] = 3;
|
||||
logicPortUIName[0] = "Sel0";
|
||||
logicPortCauseUpdate[0] = true;
|
||||
|
||||
logicPortType[1] = 1;
|
||||
logicPortPos[1] = "61 0 0";
|
||||
logicPortDir[1] = 3;
|
||||
logicPortUIName[1] = "Sel1";
|
||||
logicPortCauseUpdate[1] = true;
|
||||
|
||||
logicPortType[2] = 1;
|
||||
logicPortPos[2] = "59 0 0";
|
||||
logicPortDir[2] = 3;
|
||||
logicPortUIName[2] = "Sel2";
|
||||
logicPortCauseUpdate[2] = true;
|
||||
|
||||
logicPortType[3] = 1;
|
||||
logicPortPos[3] = "57 0 0";
|
||||
logicPortDir[3] = 3;
|
||||
logicPortUIName[3] = "Sel3";
|
||||
logicPortCauseUpdate[3] = true;
|
||||
|
||||
logicPortType[4] = 1;
|
||||
logicPortPos[4] = "55 0 0";
|
||||
logicPortDir[4] = 3;
|
||||
logicPortUIName[4] = "Sel4";
|
||||
logicPortCauseUpdate[4] = true;
|
||||
|
||||
logicPortType[5] = 1;
|
||||
logicPortPos[5] = "53 0 0";
|
||||
logicPortDir[5] = 3;
|
||||
logicPortUIName[5] = "Sel5";
|
||||
logicPortCauseUpdate[5] = true;
|
||||
|
||||
logicPortType[6] = 1;
|
||||
logicPortPos[6] = "63 0 0";
|
||||
logicPortDir[6] = 1;
|
||||
logicPortUIName[6] = "In0";
|
||||
logicPortCauseUpdate[6] = true;
|
||||
|
||||
logicPortType[7] = 1;
|
||||
logicPortPos[7] = "61 0 0";
|
||||
logicPortDir[7] = 1;
|
||||
logicPortUIName[7] = "In1";
|
||||
logicPortCauseUpdate[7] = true;
|
||||
|
||||
logicPortType[8] = 1;
|
||||
logicPortPos[8] = "59 0 0";
|
||||
logicPortDir[8] = 1;
|
||||
logicPortUIName[8] = "In2";
|
||||
logicPortCauseUpdate[8] = true;
|
||||
|
||||
logicPortType[9] = 1;
|
||||
logicPortPos[9] = "57 0 0";
|
||||
logicPortDir[9] = 1;
|
||||
logicPortUIName[9] = "In3";
|
||||
logicPortCauseUpdate[9] = true;
|
||||
|
||||
logicPortType[10] = 1;
|
||||
logicPortPos[10] = "55 0 0";
|
||||
logicPortDir[10] = 1;
|
||||
logicPortUIName[10] = "In4";
|
||||
logicPortCauseUpdate[10] = true;
|
||||
|
||||
logicPortType[11] = 1;
|
||||
logicPortPos[11] = "53 0 0";
|
||||
logicPortDir[11] = 1;
|
||||
logicPortUIName[11] = "In5";
|
||||
logicPortCauseUpdate[11] = true;
|
||||
|
||||
logicPortType[12] = 1;
|
||||
logicPortPos[12] = "51 0 0";
|
||||
logicPortDir[12] = 1;
|
||||
logicPortUIName[12] = "In6";
|
||||
logicPortCauseUpdate[12] = true;
|
||||
|
||||
logicPortType[13] = 1;
|
||||
logicPortPos[13] = "49 0 0";
|
||||
logicPortDir[13] = 1;
|
||||
logicPortUIName[13] = "In7";
|
||||
logicPortCauseUpdate[13] = true;
|
||||
|
||||
logicPortType[14] = 1;
|
||||
logicPortPos[14] = "47 0 0";
|
||||
logicPortDir[14] = 1;
|
||||
logicPortUIName[14] = "In8";
|
||||
logicPortCauseUpdate[14] = true;
|
||||
|
||||
logicPortType[15] = 1;
|
||||
logicPortPos[15] = "45 0 0";
|
||||
logicPortDir[15] = 1;
|
||||
logicPortUIName[15] = "In9";
|
||||
logicPortCauseUpdate[15] = true;
|
||||
|
||||
logicPortType[16] = 1;
|
||||
logicPortPos[16] = "43 0 0";
|
||||
logicPortDir[16] = 1;
|
||||
logicPortUIName[16] = "In10";
|
||||
logicPortCauseUpdate[16] = true;
|
||||
|
||||
logicPortType[17] = 1;
|
||||
logicPortPos[17] = "41 0 0";
|
||||
logicPortDir[17] = 1;
|
||||
logicPortUIName[17] = "In11";
|
||||
logicPortCauseUpdate[17] = true;
|
||||
|
||||
logicPortType[18] = 1;
|
||||
logicPortPos[18] = "39 0 0";
|
||||
logicPortDir[18] = 1;
|
||||
logicPortUIName[18] = "In12";
|
||||
logicPortCauseUpdate[18] = true;
|
||||
|
||||
logicPortType[19] = 1;
|
||||
logicPortPos[19] = "37 0 0";
|
||||
logicPortDir[19] = 1;
|
||||
logicPortUIName[19] = "In13";
|
||||
logicPortCauseUpdate[19] = true;
|
||||
|
||||
logicPortType[20] = 1;
|
||||
logicPortPos[20] = "35 0 0";
|
||||
logicPortDir[20] = 1;
|
||||
logicPortUIName[20] = "In14";
|
||||
logicPortCauseUpdate[20] = true;
|
||||
|
||||
logicPortType[21] = 1;
|
||||
logicPortPos[21] = "33 0 0";
|
||||
logicPortDir[21] = 1;
|
||||
logicPortUIName[21] = "In15";
|
||||
logicPortCauseUpdate[21] = true;
|
||||
|
||||
logicPortType[22] = 1;
|
||||
logicPortPos[22] = "31 0 0";
|
||||
logicPortDir[22] = 1;
|
||||
logicPortUIName[22] = "In16";
|
||||
logicPortCauseUpdate[22] = true;
|
||||
|
||||
logicPortType[23] = 1;
|
||||
logicPortPos[23] = "29 0 0";
|
||||
logicPortDir[23] = 1;
|
||||
logicPortUIName[23] = "In17";
|
||||
logicPortCauseUpdate[23] = true;
|
||||
|
||||
logicPortType[24] = 1;
|
||||
logicPortPos[24] = "27 0 0";
|
||||
logicPortDir[24] = 1;
|
||||
logicPortUIName[24] = "In18";
|
||||
logicPortCauseUpdate[24] = true;
|
||||
|
||||
logicPortType[25] = 1;
|
||||
logicPortPos[25] = "25 0 0";
|
||||
logicPortDir[25] = 1;
|
||||
logicPortUIName[25] = "In19";
|
||||
logicPortCauseUpdate[25] = true;
|
||||
|
||||
logicPortType[26] = 1;
|
||||
logicPortPos[26] = "23 0 0";
|
||||
logicPortDir[26] = 1;
|
||||
logicPortUIName[26] = "In20";
|
||||
logicPortCauseUpdate[26] = true;
|
||||
|
||||
logicPortType[27] = 1;
|
||||
logicPortPos[27] = "21 0 0";
|
||||
logicPortDir[27] = 1;
|
||||
logicPortUIName[27] = "In21";
|
||||
logicPortCauseUpdate[27] = true;
|
||||
|
||||
logicPortType[28] = 1;
|
||||
logicPortPos[28] = "19 0 0";
|
||||
logicPortDir[28] = 1;
|
||||
logicPortUIName[28] = "In22";
|
||||
logicPortCauseUpdate[28] = true;
|
||||
|
||||
logicPortType[29] = 1;
|
||||
logicPortPos[29] = "17 0 0";
|
||||
logicPortDir[29] = 1;
|
||||
logicPortUIName[29] = "In23";
|
||||
logicPortCauseUpdate[29] = true;
|
||||
|
||||
logicPortType[30] = 1;
|
||||
logicPortPos[30] = "15 0 0";
|
||||
logicPortDir[30] = 1;
|
||||
logicPortUIName[30] = "In24";
|
||||
logicPortCauseUpdate[30] = true;
|
||||
|
||||
logicPortType[31] = 1;
|
||||
logicPortPos[31] = "13 0 0";
|
||||
logicPortDir[31] = 1;
|
||||
logicPortUIName[31] = "In25";
|
||||
logicPortCauseUpdate[31] = true;
|
||||
|
||||
logicPortType[32] = 1;
|
||||
logicPortPos[32] = "11 0 0";
|
||||
logicPortDir[32] = 1;
|
||||
logicPortUIName[32] = "In26";
|
||||
logicPortCauseUpdate[32] = true;
|
||||
|
||||
logicPortType[33] = 1;
|
||||
logicPortPos[33] = "9 0 0";
|
||||
logicPortDir[33] = 1;
|
||||
logicPortUIName[33] = "In27";
|
||||
logicPortCauseUpdate[33] = true;
|
||||
|
||||
logicPortType[34] = 1;
|
||||
logicPortPos[34] = "7 0 0";
|
||||
logicPortDir[34] = 1;
|
||||
logicPortUIName[34] = "In28";
|
||||
logicPortCauseUpdate[34] = true;
|
||||
|
||||
logicPortType[35] = 1;
|
||||
logicPortPos[35] = "5 0 0";
|
||||
logicPortDir[35] = 1;
|
||||
logicPortUIName[35] = "In29";
|
||||
logicPortCauseUpdate[35] = true;
|
||||
|
||||
logicPortType[36] = 1;
|
||||
logicPortPos[36] = "3 0 0";
|
||||
logicPortDir[36] = 1;
|
||||
logicPortUIName[36] = "In30";
|
||||
logicPortCauseUpdate[36] = true;
|
||||
|
||||
logicPortType[37] = 1;
|
||||
logicPortPos[37] = "1 0 0";
|
||||
logicPortDir[37] = 1;
|
||||
logicPortUIName[37] = "In31";
|
||||
logicPortCauseUpdate[37] = true;
|
||||
|
||||
logicPortType[38] = 1;
|
||||
logicPortPos[38] = "-1 0 0";
|
||||
logicPortDir[38] = 1;
|
||||
logicPortUIName[38] = "In32";
|
||||
logicPortCauseUpdate[38] = true;
|
||||
|
||||
logicPortType[39] = 1;
|
||||
logicPortPos[39] = "-3 0 0";
|
||||
logicPortDir[39] = 1;
|
||||
logicPortUIName[39] = "In33";
|
||||
logicPortCauseUpdate[39] = true;
|
||||
|
||||
logicPortType[40] = 1;
|
||||
logicPortPos[40] = "-5 0 0";
|
||||
logicPortDir[40] = 1;
|
||||
logicPortUIName[40] = "In34";
|
||||
logicPortCauseUpdate[40] = true;
|
||||
|
||||
logicPortType[41] = 1;
|
||||
logicPortPos[41] = "-7 0 0";
|
||||
logicPortDir[41] = 1;
|
||||
logicPortUIName[41] = "In35";
|
||||
logicPortCauseUpdate[41] = true;
|
||||
|
||||
logicPortType[42] = 1;
|
||||
logicPortPos[42] = "-9 0 0";
|
||||
logicPortDir[42] = 1;
|
||||
logicPortUIName[42] = "In36";
|
||||
logicPortCauseUpdate[42] = true;
|
||||
|
||||
logicPortType[43] = 1;
|
||||
logicPortPos[43] = "-11 0 0";
|
||||
logicPortDir[43] = 1;
|
||||
logicPortUIName[43] = "In37";
|
||||
logicPortCauseUpdate[43] = true;
|
||||
|
||||
logicPortType[44] = 1;
|
||||
logicPortPos[44] = "-13 0 0";
|
||||
logicPortDir[44] = 1;
|
||||
logicPortUIName[44] = "In38";
|
||||
logicPortCauseUpdate[44] = true;
|
||||
|
||||
logicPortType[45] = 1;
|
||||
logicPortPos[45] = "-15 0 0";
|
||||
logicPortDir[45] = 1;
|
||||
logicPortUIName[45] = "In39";
|
||||
logicPortCauseUpdate[45] = true;
|
||||
|
||||
logicPortType[46] = 1;
|
||||
logicPortPos[46] = "-17 0 0";
|
||||
logicPortDir[46] = 1;
|
||||
logicPortUIName[46] = "In40";
|
||||
logicPortCauseUpdate[46] = true;
|
||||
|
||||
logicPortType[47] = 1;
|
||||
logicPortPos[47] = "-19 0 0";
|
||||
logicPortDir[47] = 1;
|
||||
logicPortUIName[47] = "In41";
|
||||
logicPortCauseUpdate[47] = true;
|
||||
|
||||
logicPortType[48] = 1;
|
||||
logicPortPos[48] = "-21 0 0";
|
||||
logicPortDir[48] = 1;
|
||||
logicPortUIName[48] = "In42";
|
||||
logicPortCauseUpdate[48] = true;
|
||||
|
||||
logicPortType[49] = 1;
|
||||
logicPortPos[49] = "-23 0 0";
|
||||
logicPortDir[49] = 1;
|
||||
logicPortUIName[49] = "In43";
|
||||
logicPortCauseUpdate[49] = true;
|
||||
|
||||
logicPortType[50] = 1;
|
||||
logicPortPos[50] = "-25 0 0";
|
||||
logicPortDir[50] = 1;
|
||||
logicPortUIName[50] = "In44";
|
||||
logicPortCauseUpdate[50] = true;
|
||||
|
||||
logicPortType[51] = 1;
|
||||
logicPortPos[51] = "-27 0 0";
|
||||
logicPortDir[51] = 1;
|
||||
logicPortUIName[51] = "In45";
|
||||
logicPortCauseUpdate[51] = true;
|
||||
|
||||
logicPortType[52] = 1;
|
||||
logicPortPos[52] = "-29 0 0";
|
||||
logicPortDir[52] = 1;
|
||||
logicPortUIName[52] = "In46";
|
||||
logicPortCauseUpdate[52] = true;
|
||||
|
||||
logicPortType[53] = 1;
|
||||
logicPortPos[53] = "-31 0 0";
|
||||
logicPortDir[53] = 1;
|
||||
logicPortUIName[53] = "In47";
|
||||
logicPortCauseUpdate[53] = true;
|
||||
|
||||
logicPortType[54] = 1;
|
||||
logicPortPos[54] = "-33 0 0";
|
||||
logicPortDir[54] = 1;
|
||||
logicPortUIName[54] = "In48";
|
||||
logicPortCauseUpdate[54] = true;
|
||||
|
||||
logicPortType[55] = 1;
|
||||
logicPortPos[55] = "-35 0 0";
|
||||
logicPortDir[55] = 1;
|
||||
logicPortUIName[55] = "In49";
|
||||
logicPortCauseUpdate[55] = true;
|
||||
|
||||
logicPortType[56] = 1;
|
||||
logicPortPos[56] = "-37 0 0";
|
||||
logicPortDir[56] = 1;
|
||||
logicPortUIName[56] = "In50";
|
||||
logicPortCauseUpdate[56] = true;
|
||||
|
||||
logicPortType[57] = 1;
|
||||
logicPortPos[57] = "-39 0 0";
|
||||
logicPortDir[57] = 1;
|
||||
logicPortUIName[57] = "In51";
|
||||
logicPortCauseUpdate[57] = true;
|
||||
|
||||
logicPortType[58] = 1;
|
||||
logicPortPos[58] = "-41 0 0";
|
||||
logicPortDir[58] = 1;
|
||||
logicPortUIName[58] = "In52";
|
||||
logicPortCauseUpdate[58] = true;
|
||||
|
||||
logicPortType[59] = 1;
|
||||
logicPortPos[59] = "-43 0 0";
|
||||
logicPortDir[59] = 1;
|
||||
logicPortUIName[59] = "In53";
|
||||
logicPortCauseUpdate[59] = true;
|
||||
|
||||
logicPortType[60] = 1;
|
||||
logicPortPos[60] = "-45 0 0";
|
||||
logicPortDir[60] = 1;
|
||||
logicPortUIName[60] = "In54";
|
||||
logicPortCauseUpdate[60] = true;
|
||||
|
||||
logicPortType[61] = 1;
|
||||
logicPortPos[61] = "-47 0 0";
|
||||
logicPortDir[61] = 1;
|
||||
logicPortUIName[61] = "In55";
|
||||
logicPortCauseUpdate[61] = true;
|
||||
|
||||
logicPortType[62] = 1;
|
||||
logicPortPos[62] = "-49 0 0";
|
||||
logicPortDir[62] = 1;
|
||||
logicPortUIName[62] = "In56";
|
||||
logicPortCauseUpdate[62] = true;
|
||||
|
||||
logicPortType[63] = 1;
|
||||
logicPortPos[63] = "-51 0 0";
|
||||
logicPortDir[63] = 1;
|
||||
logicPortUIName[63] = "In57";
|
||||
logicPortCauseUpdate[63] = true;
|
||||
|
||||
logicPortType[64] = 1;
|
||||
logicPortPos[64] = "-53 0 0";
|
||||
logicPortDir[64] = 1;
|
||||
logicPortUIName[64] = "In58";
|
||||
logicPortCauseUpdate[64] = true;
|
||||
|
||||
logicPortType[65] = 1;
|
||||
logicPortPos[65] = "-55 0 0";
|
||||
logicPortDir[65] = 1;
|
||||
logicPortUIName[65] = "In59";
|
||||
logicPortCauseUpdate[65] = true;
|
||||
|
||||
logicPortType[66] = 1;
|
||||
logicPortPos[66] = "-57 0 0";
|
||||
logicPortDir[66] = 1;
|
||||
logicPortUIName[66] = "In60";
|
||||
logicPortCauseUpdate[66] = true;
|
||||
|
||||
logicPortType[67] = 1;
|
||||
logicPortPos[67] = "-59 0 0";
|
||||
logicPortDir[67] = 1;
|
||||
logicPortUIName[67] = "In61";
|
||||
logicPortCauseUpdate[67] = true;
|
||||
|
||||
logicPortType[68] = 1;
|
||||
logicPortPos[68] = "-61 0 0";
|
||||
logicPortDir[68] = 1;
|
||||
logicPortUIName[68] = "In62";
|
||||
logicPortCauseUpdate[68] = true;
|
||||
|
||||
logicPortType[69] = 1;
|
||||
logicPortPos[69] = "-63 0 0";
|
||||
logicPortDir[69] = 1;
|
||||
logicPortUIName[69] = "In63";
|
||||
logicPortCauseUpdate[69] = true;
|
||||
|
||||
logicPortType[70] = 1;
|
||||
logicPortPos[70] = "63 0 0";
|
||||
logicPortDir[70] = 2;
|
||||
logicPortUIName[70] = "Enable";
|
||||
logicPortCauseUpdate[70] = true;
|
||||
|
||||
logicPortType[71] = 0;
|
||||
logicPortPos[71] = "-63 0 0";
|
||||
logicPortDir[71] = 0;
|
||||
logicPortUIName[71] = "Out";
|
||||
|
||||
};
|
||||
Reference in New Issue
Block a user