new rom
This commit is contained in:
@@ -47,421 +47,351 @@ datablock fxDtsBrickData(LogicGate_Mux6Vertical_Data){
|
||||
logicPortPos[0] = "0 0 -63";
|
||||
logicPortDir[0] = 3;
|
||||
logicPortUIName[0] = "Sel0";
|
||||
logicPortCauseUpdate[0] = true;
|
||||
|
||||
logicPortType[1] = 1;
|
||||
logicPortPos[1] = "0 0 -61";
|
||||
logicPortDir[1] = 3;
|
||||
logicPortUIName[1] = "Sel1";
|
||||
logicPortCauseUpdate[1] = true;
|
||||
|
||||
logicPortType[2] = 1;
|
||||
logicPortPos[2] = "0 0 -59";
|
||||
logicPortDir[2] = 3;
|
||||
logicPortUIName[2] = "Sel2";
|
||||
logicPortCauseUpdate[2] = true;
|
||||
|
||||
logicPortType[3] = 1;
|
||||
logicPortPos[3] = "0 0 -57";
|
||||
logicPortDir[3] = 3;
|
||||
logicPortUIName[3] = "Sel3";
|
||||
logicPortCauseUpdate[3] = true;
|
||||
|
||||
logicPortType[4] = 1;
|
||||
logicPortPos[4] = "0 0 -55";
|
||||
logicPortDir[4] = 3;
|
||||
logicPortUIName[4] = "Sel4";
|
||||
logicPortCauseUpdate[4] = true;
|
||||
|
||||
logicPortType[5] = 1;
|
||||
logicPortPos[5] = "0 0 -53";
|
||||
logicPortDir[5] = 3;
|
||||
logicPortUIName[5] = "Sel5";
|
||||
logicPortCauseUpdate[5] = true;
|
||||
|
||||
logicPortType[6] = 1;
|
||||
logicPortPos[6] = "0 0 -63";
|
||||
logicPortDir[6] = 1;
|
||||
logicPortUIName[6] = "In0";
|
||||
logicPortCauseUpdate[6] = true;
|
||||
|
||||
logicPortType[7] = 1;
|
||||
logicPortPos[7] = "0 0 -61";
|
||||
logicPortDir[7] = 1;
|
||||
logicPortUIName[7] = "In1";
|
||||
logicPortCauseUpdate[7] = true;
|
||||
|
||||
logicPortType[8] = 1;
|
||||
logicPortPos[8] = "0 0 -59";
|
||||
logicPortDir[8] = 1;
|
||||
logicPortUIName[8] = "In2";
|
||||
logicPortCauseUpdate[8] = true;
|
||||
|
||||
logicPortType[9] = 1;
|
||||
logicPortPos[9] = "0 0 -57";
|
||||
logicPortDir[9] = 1;
|
||||
logicPortUIName[9] = "In3";
|
||||
logicPortCauseUpdate[9] = true;
|
||||
|
||||
logicPortType[10] = 1;
|
||||
logicPortPos[10] = "0 0 -55";
|
||||
logicPortDir[10] = 1;
|
||||
logicPortUIName[10] = "In4";
|
||||
logicPortCauseUpdate[10] = true;
|
||||
|
||||
logicPortType[11] = 1;
|
||||
logicPortPos[11] = "0 0 -53";
|
||||
logicPortDir[11] = 1;
|
||||
logicPortUIName[11] = "In5";
|
||||
logicPortCauseUpdate[11] = true;
|
||||
|
||||
logicPortType[12] = 1;
|
||||
logicPortPos[12] = "0 0 -51";
|
||||
logicPortDir[12] = 1;
|
||||
logicPortUIName[12] = "In6";
|
||||
logicPortCauseUpdate[12] = true;
|
||||
|
||||
logicPortType[13] = 1;
|
||||
logicPortPos[13] = "0 0 -49";
|
||||
logicPortDir[13] = 1;
|
||||
logicPortUIName[13] = "In7";
|
||||
logicPortCauseUpdate[13] = true;
|
||||
|
||||
logicPortType[14] = 1;
|
||||
logicPortPos[14] = "0 0 -47";
|
||||
logicPortDir[14] = 1;
|
||||
logicPortUIName[14] = "In8";
|
||||
logicPortCauseUpdate[14] = true;
|
||||
|
||||
logicPortType[15] = 1;
|
||||
logicPortPos[15] = "0 0 -45";
|
||||
logicPortDir[15] = 1;
|
||||
logicPortUIName[15] = "In9";
|
||||
logicPortCauseUpdate[15] = true;
|
||||
|
||||
logicPortType[16] = 1;
|
||||
logicPortPos[16] = "0 0 -43";
|
||||
logicPortDir[16] = 1;
|
||||
logicPortUIName[16] = "In10";
|
||||
logicPortCauseUpdate[16] = true;
|
||||
|
||||
logicPortType[17] = 1;
|
||||
logicPortPos[17] = "0 0 -41";
|
||||
logicPortDir[17] = 1;
|
||||
logicPortUIName[17] = "In11";
|
||||
logicPortCauseUpdate[17] = true;
|
||||
|
||||
logicPortType[18] = 1;
|
||||
logicPortPos[18] = "0 0 -39";
|
||||
logicPortDir[18] = 1;
|
||||
logicPortUIName[18] = "In12";
|
||||
logicPortCauseUpdate[18] = true;
|
||||
|
||||
logicPortType[19] = 1;
|
||||
logicPortPos[19] = "0 0 -37";
|
||||
logicPortDir[19] = 1;
|
||||
logicPortUIName[19] = "In13";
|
||||
logicPortCauseUpdate[19] = true;
|
||||
|
||||
logicPortType[20] = 1;
|
||||
logicPortPos[20] = "0 0 -35";
|
||||
logicPortDir[20] = 1;
|
||||
logicPortUIName[20] = "In14";
|
||||
logicPortCauseUpdate[20] = true;
|
||||
|
||||
logicPortType[21] = 1;
|
||||
logicPortPos[21] = "0 0 -33";
|
||||
logicPortDir[21] = 1;
|
||||
logicPortUIName[21] = "In15";
|
||||
logicPortCauseUpdate[21] = true;
|
||||
|
||||
logicPortType[22] = 1;
|
||||
logicPortPos[22] = "0 0 -31";
|
||||
logicPortDir[22] = 1;
|
||||
logicPortUIName[22] = "In16";
|
||||
logicPortCauseUpdate[22] = true;
|
||||
|
||||
logicPortType[23] = 1;
|
||||
logicPortPos[23] = "0 0 -29";
|
||||
logicPortDir[23] = 1;
|
||||
logicPortUIName[23] = "In17";
|
||||
logicPortCauseUpdate[23] = true;
|
||||
|
||||
logicPortType[24] = 1;
|
||||
logicPortPos[24] = "0 0 -27";
|
||||
logicPortDir[24] = 1;
|
||||
logicPortUIName[24] = "In18";
|
||||
logicPortCauseUpdate[24] = true;
|
||||
|
||||
logicPortType[25] = 1;
|
||||
logicPortPos[25] = "0 0 -25";
|
||||
logicPortDir[25] = 1;
|
||||
logicPortUIName[25] = "In19";
|
||||
logicPortCauseUpdate[25] = true;
|
||||
|
||||
logicPortType[26] = 1;
|
||||
logicPortPos[26] = "0 0 -23";
|
||||
logicPortDir[26] = 1;
|
||||
logicPortUIName[26] = "In20";
|
||||
logicPortCauseUpdate[26] = true;
|
||||
|
||||
logicPortType[27] = 1;
|
||||
logicPortPos[27] = "0 0 -21";
|
||||
logicPortDir[27] = 1;
|
||||
logicPortUIName[27] = "In21";
|
||||
logicPortCauseUpdate[27] = true;
|
||||
|
||||
logicPortType[28] = 1;
|
||||
logicPortPos[28] = "0 0 -19";
|
||||
logicPortDir[28] = 1;
|
||||
logicPortUIName[28] = "In22";
|
||||
logicPortCauseUpdate[28] = true;
|
||||
|
||||
logicPortType[29] = 1;
|
||||
logicPortPos[29] = "0 0 -17";
|
||||
logicPortDir[29] = 1;
|
||||
logicPortUIName[29] = "In23";
|
||||
logicPortCauseUpdate[29] = true;
|
||||
|
||||
logicPortType[30] = 1;
|
||||
logicPortPos[30] = "0 0 -15";
|
||||
logicPortDir[30] = 1;
|
||||
logicPortUIName[30] = "In24";
|
||||
logicPortCauseUpdate[30] = true;
|
||||
|
||||
logicPortType[31] = 1;
|
||||
logicPortPos[31] = "0 0 -13";
|
||||
logicPortDir[31] = 1;
|
||||
logicPortUIName[31] = "In25";
|
||||
logicPortCauseUpdate[31] = true;
|
||||
|
||||
logicPortType[32] = 1;
|
||||
logicPortPos[32] = "0 0 -11";
|
||||
logicPortDir[32] = 1;
|
||||
logicPortUIName[32] = "In26";
|
||||
logicPortCauseUpdate[32] = true;
|
||||
|
||||
logicPortType[33] = 1;
|
||||
logicPortPos[33] = "0 0 -9";
|
||||
logicPortDir[33] = 1;
|
||||
logicPortUIName[33] = "In27";
|
||||
logicPortCauseUpdate[33] = true;
|
||||
|
||||
logicPortType[34] = 1;
|
||||
logicPortPos[34] = "0 0 -7";
|
||||
logicPortDir[34] = 1;
|
||||
logicPortUIName[34] = "In28";
|
||||
logicPortCauseUpdate[34] = true;
|
||||
|
||||
logicPortType[35] = 1;
|
||||
logicPortPos[35] = "0 0 -5";
|
||||
logicPortDir[35] = 1;
|
||||
logicPortUIName[35] = "In29";
|
||||
logicPortCauseUpdate[35] = true;
|
||||
|
||||
logicPortType[36] = 1;
|
||||
logicPortPos[36] = "0 0 -3";
|
||||
logicPortDir[36] = 1;
|
||||
logicPortUIName[36] = "In30";
|
||||
logicPortCauseUpdate[36] = true;
|
||||
|
||||
logicPortType[37] = 1;
|
||||
logicPortPos[37] = "0 0 -1";
|
||||
logicPortDir[37] = 1;
|
||||
logicPortUIName[37] = "In31";
|
||||
logicPortCauseUpdate[37] = true;
|
||||
|
||||
logicPortType[38] = 1;
|
||||
logicPortPos[38] = "0 0 1";
|
||||
logicPortDir[38] = 1;
|
||||
logicPortUIName[38] = "In32";
|
||||
logicPortCauseUpdate[38] = true;
|
||||
|
||||
logicPortType[39] = 1;
|
||||
logicPortPos[39] = "0 0 3";
|
||||
logicPortDir[39] = 1;
|
||||
logicPortUIName[39] = "In33";
|
||||
logicPortCauseUpdate[39] = true;
|
||||
|
||||
logicPortType[40] = 1;
|
||||
logicPortPos[40] = "0 0 5";
|
||||
logicPortDir[40] = 1;
|
||||
logicPortUIName[40] = "In34";
|
||||
logicPortCauseUpdate[40] = true;
|
||||
|
||||
logicPortType[41] = 1;
|
||||
logicPortPos[41] = "0 0 7";
|
||||
logicPortDir[41] = 1;
|
||||
logicPortUIName[41] = "In35";
|
||||
logicPortCauseUpdate[41] = true;
|
||||
|
||||
logicPortType[42] = 1;
|
||||
logicPortPos[42] = "0 0 9";
|
||||
logicPortDir[42] = 1;
|
||||
logicPortUIName[42] = "In36";
|
||||
logicPortCauseUpdate[42] = true;
|
||||
|
||||
logicPortType[43] = 1;
|
||||
logicPortPos[43] = "0 0 11";
|
||||
logicPortDir[43] = 1;
|
||||
logicPortUIName[43] = "In37";
|
||||
logicPortCauseUpdate[43] = true;
|
||||
|
||||
logicPortType[44] = 1;
|
||||
logicPortPos[44] = "0 0 13";
|
||||
logicPortDir[44] = 1;
|
||||
logicPortUIName[44] = "In38";
|
||||
logicPortCauseUpdate[44] = true;
|
||||
|
||||
logicPortType[45] = 1;
|
||||
logicPortPos[45] = "0 0 15";
|
||||
logicPortDir[45] = 1;
|
||||
logicPortUIName[45] = "In39";
|
||||
logicPortCauseUpdate[45] = true;
|
||||
|
||||
logicPortType[46] = 1;
|
||||
logicPortPos[46] = "0 0 17";
|
||||
logicPortDir[46] = 1;
|
||||
logicPortUIName[46] = "In40";
|
||||
logicPortCauseUpdate[46] = true;
|
||||
|
||||
logicPortType[47] = 1;
|
||||
logicPortPos[47] = "0 0 19";
|
||||
logicPortDir[47] = 1;
|
||||
logicPortUIName[47] = "In41";
|
||||
logicPortCauseUpdate[47] = true;
|
||||
|
||||
logicPortType[48] = 1;
|
||||
logicPortPos[48] = "0 0 21";
|
||||
logicPortDir[48] = 1;
|
||||
logicPortUIName[48] = "In42";
|
||||
logicPortCauseUpdate[48] = true;
|
||||
|
||||
logicPortType[49] = 1;
|
||||
logicPortPos[49] = "0 0 23";
|
||||
logicPortDir[49] = 1;
|
||||
logicPortUIName[49] = "In43";
|
||||
logicPortCauseUpdate[49] = true;
|
||||
|
||||
logicPortType[50] = 1;
|
||||
logicPortPos[50] = "0 0 25";
|
||||
logicPortDir[50] = 1;
|
||||
logicPortUIName[50] = "In44";
|
||||
logicPortCauseUpdate[50] = true;
|
||||
|
||||
logicPortType[51] = 1;
|
||||
logicPortPos[51] = "0 0 27";
|
||||
logicPortDir[51] = 1;
|
||||
logicPortUIName[51] = "In45";
|
||||
logicPortCauseUpdate[51] = true;
|
||||
|
||||
logicPortType[52] = 1;
|
||||
logicPortPos[52] = "0 0 29";
|
||||
logicPortDir[52] = 1;
|
||||
logicPortUIName[52] = "In46";
|
||||
logicPortCauseUpdate[52] = true;
|
||||
|
||||
logicPortType[53] = 1;
|
||||
logicPortPos[53] = "0 0 31";
|
||||
logicPortDir[53] = 1;
|
||||
logicPortUIName[53] = "In47";
|
||||
logicPortCauseUpdate[53] = true;
|
||||
|
||||
logicPortType[54] = 1;
|
||||
logicPortPos[54] = "0 0 33";
|
||||
logicPortDir[54] = 1;
|
||||
logicPortUIName[54] = "In48";
|
||||
logicPortCauseUpdate[54] = true;
|
||||
|
||||
logicPortType[55] = 1;
|
||||
logicPortPos[55] = "0 0 35";
|
||||
logicPortDir[55] = 1;
|
||||
logicPortUIName[55] = "In49";
|
||||
logicPortCauseUpdate[55] = true;
|
||||
|
||||
logicPortType[56] = 1;
|
||||
logicPortPos[56] = "0 0 37";
|
||||
logicPortDir[56] = 1;
|
||||
logicPortUIName[56] = "In50";
|
||||
logicPortCauseUpdate[56] = true;
|
||||
|
||||
logicPortType[57] = 1;
|
||||
logicPortPos[57] = "0 0 39";
|
||||
logicPortDir[57] = 1;
|
||||
logicPortUIName[57] = "In51";
|
||||
logicPortCauseUpdate[57] = true;
|
||||
|
||||
logicPortType[58] = 1;
|
||||
logicPortPos[58] = "0 0 41";
|
||||
logicPortDir[58] = 1;
|
||||
logicPortUIName[58] = "In52";
|
||||
logicPortCauseUpdate[58] = true;
|
||||
|
||||
logicPortType[59] = 1;
|
||||
logicPortPos[59] = "0 0 43";
|
||||
logicPortDir[59] = 1;
|
||||
logicPortUIName[59] = "In53";
|
||||
logicPortCauseUpdate[59] = true;
|
||||
|
||||
logicPortType[60] = 1;
|
||||
logicPortPos[60] = "0 0 45";
|
||||
logicPortDir[60] = 1;
|
||||
logicPortUIName[60] = "In54";
|
||||
logicPortCauseUpdate[60] = true;
|
||||
|
||||
logicPortType[61] = 1;
|
||||
logicPortPos[61] = "0 0 47";
|
||||
logicPortDir[61] = 1;
|
||||
logicPortUIName[61] = "In55";
|
||||
logicPortCauseUpdate[61] = true;
|
||||
|
||||
logicPortType[62] = 1;
|
||||
logicPortPos[62] = "0 0 49";
|
||||
logicPortDir[62] = 1;
|
||||
logicPortUIName[62] = "In56";
|
||||
logicPortCauseUpdate[62] = true;
|
||||
|
||||
logicPortType[63] = 1;
|
||||
logicPortPos[63] = "0 0 51";
|
||||
logicPortDir[63] = 1;
|
||||
logicPortUIName[63] = "In57";
|
||||
logicPortCauseUpdate[63] = true;
|
||||
|
||||
logicPortType[64] = 1;
|
||||
logicPortPos[64] = "0 0 53";
|
||||
logicPortDir[64] = 1;
|
||||
logicPortUIName[64] = "In58";
|
||||
logicPortCauseUpdate[64] = true;
|
||||
|
||||
logicPortType[65] = 1;
|
||||
logicPortPos[65] = "0 0 55";
|
||||
logicPortDir[65] = 1;
|
||||
logicPortUIName[65] = "In59";
|
||||
logicPortCauseUpdate[65] = true;
|
||||
|
||||
logicPortType[66] = 1;
|
||||
logicPortPos[66] = "0 0 57";
|
||||
logicPortDir[66] = 1;
|
||||
logicPortUIName[66] = "In60";
|
||||
logicPortCauseUpdate[66] = true;
|
||||
|
||||
logicPortType[67] = 1;
|
||||
logicPortPos[67] = "0 0 59";
|
||||
logicPortDir[67] = 1;
|
||||
logicPortUIName[67] = "In61";
|
||||
logicPortCauseUpdate[67] = true;
|
||||
|
||||
logicPortType[68] = 1;
|
||||
logicPortPos[68] = "0 0 61";
|
||||
logicPortDir[68] = 1;
|
||||
logicPortUIName[68] = "In62";
|
||||
logicPortCauseUpdate[68] = true;
|
||||
|
||||
logicPortType[69] = 1;
|
||||
logicPortPos[69] = "0 0 63";
|
||||
logicPortDir[69] = 1;
|
||||
logicPortUIName[69] = "In63";
|
||||
logicPortCauseUpdate[69] = true;
|
||||
|
||||
logicPortType[70] = 1;
|
||||
logicPortPos[70] = "0 0 -63";
|
||||
|
||||
Reference in New Issue
Block a user