new rom
This commit is contained in:
Redo
210
bricks/gen/newcode/ROM 32x32x16.cs
Normal file
210
bricks/gen/newcode/ROM 32x32x16.cs
Normal file
@@ -0,0 +1,210 @@
|
||||
|
||||
datablock fxDtsBrickData(LogicGate_Rom32x32x16_Data){
|
||||
brickFile = $LuaLogic::Path @ "bricks/gen/newbricks/ROM 32x32x16.blb";
|
||||
iconName = $LuaLogic::Path @ "bricks/gen/newicons/ROM 32x32x16";
|
||||
|
||||
category = "Logic Bricks";
|
||||
subCategory = "ROM";
|
||||
uiName = "ROM 32x32x16";
|
||||
logicUIName = "ROM 32x32x16";
|
||||
logicUIDesc = "";
|
||||
|
||||
hasPrint = 1;
|
||||
printAspectRatio = "Logic";
|
||||
|
||||
logicBrickSize = "32 32 1";
|
||||
orientationFix = 3;
|
||||
|
||||
isLogic = true;
|
||||
isLogicGate = true;
|
||||
isLogicInput = false;
|
||||
|
||||
logicInit =
|
||||
"return function(gate) " @
|
||||
" gate.romdata = {} " @
|
||||
" for i = 0, 16383 do " @
|
||||
" gate.romdata[i] = 0 " @
|
||||
" end " @
|
||||
"end"
|
||||
;
|
||||
logicInput =
|
||||
"return function(gate, args) " @
|
||||
" local data = args[1] " @
|
||||
" for i = 1, #data do " @
|
||||
" local c = data:sub(i, i) " @
|
||||
" gate.romdata[i-1] = (c==\"1\") and 1 or 0 " @
|
||||
" end " @
|
||||
" Gate.queue(gate, 0) " @
|
||||
"end"
|
||||
;
|
||||
logicUpdate =
|
||||
"return function(gate) " @
|
||||
" if Gate.getportstate(gate, 27)~=0 then " @
|
||||
" local addr = ( " @
|
||||
" (Gate.getportstate(gate, 1)) " @
|
||||
" + (Gate.getportstate(gate, 2) * 2) " @
|
||||
" + (Gate.getportstate(gate, 3) * 4) " @
|
||||
" + (Gate.getportstate(gate, 4) * 8) " @
|
||||
" + (Gate.getportstate(gate, 5) * 16) " @
|
||||
" + (Gate.getportstate(gate, 6) * 32) " @
|
||||
" + (Gate.getportstate(gate, 7) * 64) " @
|
||||
" + (Gate.getportstate(gate, 8) * 128) " @
|
||||
" + (Gate.getportstate(gate, 9) * 256) " @
|
||||
" + (Gate.getportstate(gate, 10) * 512) " @
|
||||
" ) " @
|
||||
" for i = 0, 15 do " @
|
||||
" Gate.setportstate(gate, 11+i, gate.romdata[addr+1024*i]) " @
|
||||
" end " @
|
||||
" else " @
|
||||
" for i = 11, 26 do " @
|
||||
" Gate.setportstate(gate, i, 0) " @
|
||||
" end " @
|
||||
" end " @
|
||||
"end"
|
||||
;
|
||||
logicGlobal = "";
|
||||
|
||||
numLogicPorts = 27;
|
||||
|
||||
isLogicRom = true;
|
||||
logicRomY = 32;
|
||||
logicRomZ = 16;
|
||||
logicRomX = 32;
|
||||
|
||||
logicPortType[0] = 1;
|
||||
logicPortPos[0] = "31 -31 0";
|
||||
logicPortDir[0] = 3;
|
||||
logicPortUIName[0] = "A0";
|
||||
|
||||
logicPortType[1] = 1;
|
||||
logicPortPos[1] = "29 -31 0";
|
||||
logicPortDir[1] = 3;
|
||||
logicPortUIName[1] = "A1";
|
||||
|
||||
logicPortType[2] = 1;
|
||||
logicPortPos[2] = "27 -31 0";
|
||||
logicPortDir[2] = 3;
|
||||
logicPortUIName[2] = "A2";
|
||||
|
||||
logicPortType[3] = 1;
|
||||
logicPortPos[3] = "25 -31 0";
|
||||
logicPortDir[3] = 3;
|
||||
logicPortUIName[3] = "A3";
|
||||
|
||||
logicPortType[4] = 1;
|
||||
logicPortPos[4] = "23 -31 0";
|
||||
logicPortDir[4] = 3;
|
||||
logicPortUIName[4] = "A4";
|
||||
|
||||
logicPortType[5] = 1;
|
||||
logicPortPos[5] = "21 -31 0";
|
||||
logicPortDir[5] = 3;
|
||||
logicPortUIName[5] = "A5";
|
||||
|
||||
logicPortType[6] = 1;
|
||||
logicPortPos[6] = "19 -31 0";
|
||||
logicPortDir[6] = 3;
|
||||
logicPortUIName[6] = "A6";
|
||||
|
||||
logicPortType[7] = 1;
|
||||
logicPortPos[7] = "17 -31 0";
|
||||
logicPortDir[7] = 3;
|
||||
logicPortUIName[7] = "A7";
|
||||
|
||||
logicPortType[8] = 1;
|
||||
logicPortPos[8] = "15 -31 0";
|
||||
logicPortDir[8] = 3;
|
||||
logicPortUIName[8] = "A8";
|
||||
|
||||
logicPortType[9] = 1;
|
||||
logicPortPos[9] = "13 -31 0";
|
||||
logicPortDir[9] = 3;
|
||||
logicPortUIName[9] = "A9";
|
||||
|
||||
logicPortType[10] = 0;
|
||||
logicPortPos[10] = "31 31 0";
|
||||
logicPortDir[10] = 1;
|
||||
logicPortUIName[10] = "O0";
|
||||
|
||||
logicPortType[11] = 0;
|
||||
logicPortPos[11] = "29 31 0";
|
||||
logicPortDir[11] = 1;
|
||||
logicPortUIName[11] = "O1";
|
||||
|
||||
logicPortType[12] = 0;
|
||||
logicPortPos[12] = "27 31 0";
|
||||
logicPortDir[12] = 1;
|
||||
logicPortUIName[12] = "O2";
|
||||
|
||||
logicPortType[13] = 0;
|
||||
logicPortPos[13] = "25 31 0";
|
||||
logicPortDir[13] = 1;
|
||||
logicPortUIName[13] = "O3";
|
||||
|
||||
logicPortType[14] = 0;
|
||||
logicPortPos[14] = "23 31 0";
|
||||
logicPortDir[14] = 1;
|
||||
logicPortUIName[14] = "O4";
|
||||
|
||||
logicPortType[15] = 0;
|
||||
logicPortPos[15] = "21 31 0";
|
||||
logicPortDir[15] = 1;
|
||||
logicPortUIName[15] = "O5";
|
||||
|
||||
logicPortType[16] = 0;
|
||||
logicPortPos[16] = "19 31 0";
|
||||
logicPortDir[16] = 1;
|
||||
logicPortUIName[16] = "O6";
|
||||
|
||||
logicPortType[17] = 0;
|
||||
logicPortPos[17] = "17 31 0";
|
||||
logicPortDir[17] = 1;
|
||||
logicPortUIName[17] = "O7";
|
||||
|
||||
logicPortType[18] = 0;
|
||||
logicPortPos[18] = "15 31 0";
|
||||
logicPortDir[18] = 1;
|
||||
logicPortUIName[18] = "O8";
|
||||
|
||||
logicPortType[19] = 0;
|
||||
logicPortPos[19] = "13 31 0";
|
||||
logicPortDir[19] = 1;
|
||||
logicPortUIName[19] = "O9";
|
||||
|
||||
logicPortType[20] = 0;
|
||||
logicPortPos[20] = "11 31 0";
|
||||
logicPortDir[20] = 1;
|
||||
logicPortUIName[20] = "O10";
|
||||
|
||||
logicPortType[21] = 0;
|
||||
logicPortPos[21] = "9 31 0";
|
||||
logicPortDir[21] = 1;
|
||||
logicPortUIName[21] = "O11";
|
||||
|
||||
logicPortType[22] = 0;
|
||||
logicPortPos[22] = "7 31 0";
|
||||
logicPortDir[22] = 1;
|
||||
logicPortUIName[22] = "O12";
|
||||
|
||||
logicPortType[23] = 0;
|
||||
logicPortPos[23] = "5 31 0";
|
||||
logicPortDir[23] = 1;
|
||||
logicPortUIName[23] = "O13";
|
||||
|
||||
logicPortType[24] = 0;
|
||||
logicPortPos[24] = "3 31 0";
|
||||
logicPortDir[24] = 1;
|
||||
logicPortUIName[24] = "O14";
|
||||
|
||||
logicPortType[25] = 0;
|
||||
logicPortPos[25] = "1 31 0";
|
||||
logicPortDir[25] = 1;
|
||||
logicPortUIName[25] = "O15";
|
||||
|
||||
logicPortType[26] = 1;
|
||||
logicPortPos[26] = "31 -31 0";
|
||||
logicPortDir[26] = 2;
|
||||
logicPortUIName[26] = "Clock";
|
||||
logicPortCauseUpdate[26] = true;
|
||||
|
||||
};
|
||||
Reference in New Issue
Block a user